17³Ô¹Ï Cloud
Cloud native EDA tools & pre-optimized hardware platforms
Request a Free Trial
17³Ô¹Ï Verification IP (VIP) for ToggleNAND provides a comprehensive set of protocol, methodology, verification and productivity features, enabling users to achieve accelerated verification closure of ToggleNAND designs.
Highlights
- Native SystemVerilog/UVM test bench
- Runs natively on all major simulators
- Runtime JEDEC and vendor part selection
- Protocol and timing checks
- Built-in coverage model
- Error injection and timing exceptions
- Verdi protocol-aware debug
- Trace files and debug ports
- Configuration creator GUI
Key Features
- Supports ToggleNAND 4.0/3.0/2.0
- Discovery and Initialization
- All basic operation commands
- All extended operation commands
- All interleaving operation commands
- Advanced Configuration: Powerful runtime constrained random configuration
- Support run time frequency change
- Passive monitor support
- Access to internal states of the model
- Analysis port for scoreboarding
- Configurable number of:
- Targets
- LUNs per Target
- Blocks per LUN
- Pages per Block
- Bytes per Page
