17³Ô¹Ï

Functional Verification Datasheet Download

VC Verification IP for AVSBus

17³Ô¹Ï® VC Verification IP for AVSBus provides a comprehensive set of protocol, methodology, verification, and productivity features, enabling users to achieve accelerated verification closure of AVSBus based designs. 17³Ô¹Ï VC VIP, based on its next generation architecture and implemented in native System Verilog/UVM, runs natively on all major simulators. VIP can be integrated, configured, and customized with minimal effort. Test bench development is accelerated with built-in verification plan and functional coverage.

Please complete the following form then click 'continue >>' to complete the download.   Note: By registering, you acknowledge and agree to the terms of the 17³Ô¹Ï Privacy Policy.

Required Required Fields

Business Email:Required
First Name:Required
Last Name:Required
Phone:Required
Job Title:Required
Company:Required
Country/Region:Required
Address:Required
City:Required
State/Province:
Optional
Postal/Zip Code:Required